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Theoretically, single-walled carbon nanotube field effect transistors ͑SWCNT FETs͒ are predicted to have intrinsic cutoff frequencies approaching the terahertz range.
1,2 Here "intrinsic" means that the parasitic capacitance due to fringing fields is negligible compared to the gate-source capacitance required to modulate the conductance. In practice, intelligent electrode geometries are required to minimize the fringing field parasitic capacitance to achieve this limit, for example, by using nanowires and nanotubes as the electrodes, as we suggested in.
1 In this letter, we take a significant step towards demonstrating the goal of a high frequency nanotube transistor by measuring the high dc bias small signal 1 GHz dynamical source-drain conductance of a backgated SWCNT FET. Many theories have been developed to attempt to understand the complex phenomena of ac transport in nanoelectronic systems in the linear response regime where the ac and dc transports are qualitatively different. 3 ͑For example, is the conductance quantized in units of e 2 /h at ac? The answer to this question is in general unknown.͒ Note that these theories do not necessarily involve Luttinger liquid physics, as the conductance at ac is predicted to deviate from e 2 / h even for quantum point contact systems. ͑See, e.g., Ref. 4 , where the gigahertz conduction of a quantum point contact is predicted theoretically to be dramatically different than the dc value.͒ In the face of this theoretical uncertainty, experiment should be the guide! This work takes the unprecedented step of measuring the ac properties of an active, high bias device, for which there is currently no theoretical model. The intrinsic device dynamical conductance at 1 GHz is identical to the low frequency dynamical conductance, consistent with the prediction of a cutoff frequency much higher than 1 GHz.
A full rf characterization of any three terminal device ͑including SWCNT FETs͒ requires the measurement of a matrix that relates the source ac voltage, the source ac current, the gate ac voltage, and the gate ac current. 5 This 2 ϫ 2 matrix ͑called the h matrix, or equivalently the impedance matrix, or equivalently the S matrix͒ depends on the dc voltages at the source and gate, and on the frequency. In order to determine the cutoff frequency, the most commonly quoted figure of merit for any active device, one needs to measure the entire S matrix, including S 11 , S 12 , S 21 , and S 22 . 5 Simply measuring S 12 is not sufficient to determine the cutoff frequency and is not sufficient to determine the gain of the device when used as an amplifier. For typical operating conditions in applications such as low-noise amplifiers ͑LNAs͒, one is most interested in the value of this matrix at a dc bias voltage in the range of saturation. This matrix determines the gain of the device in a practical circuit, as well as the input and output impedances, which determines what sort of external impedance matching circuits are needed on the input and the output.
We recently measured 6 one element of this matrix at 2.6 GHz for a SWCNT FET at cryogenic temperatures in the zero-dc source-drain bias range of operation. While our work demonstrated SWCNT FET operation at microwave frequencies, the zero-bias range of operation is not the most technologically relevant bias, especially for LNAs. In this letter, we present microwave measurements at the technologically relevant high dc bias voltage of the ratio of the ac source-drain current to the ac source-drain voltage, one element of the y matrix. ͑This can be considered the drain resistance in our recent model 1 and is important because it determines the output impedance of the device, which in turn determines the gain.͒ Using a technique to deembed parasitics, 7 we show that this ratio at 1 GHz is the same as it is at dc for the intrinsic device. This is a measurement of one of the elements of the S matrix at high bias for a SWCNT FET, a significant step towards a full characterization of the S matrix that sets the output impedance, input impedance, and ultimately the gain of a SWCNT FET.
Individual SWCNTs were synthesized via chemical vapor deposition according to previously published recipes 8 on oxidized, p-doped Si wafers with a 300-400 nm SiO 2 layer. Metal electrodes were formed on the SWCNTs using electron-beam lithography and metal evaporation of 30 nm Pd/ 20 nm Cr/ 100 nm Au trilayer. 9 The devices were not annealed. Nanotubes with electrode spacing of 1 m were studied. Typical resistances were ϳ100 k⍀; some nanotubes had resistances below 50 k⍀. In this study we focus on semiconducting SWNTs ͑defined by a gate response͒ with resistance below 50 k⍀. Measurements were performed at room temperature in air. We fabricated devices on two wafers. One of the wafers contains 32 devices, a yield of 70%, and an average resistance of 140 k⍀. The other wafer contains 30 devices, a yield of 60%, and an average resistance of 130 k⍀. Figure 1 shows a scanning electron microscope ͑SEM͒ image of the SWCNT device presented in this letter; other devices showed a similar behavior. Figure 2 shows the room temperature I-V characteristic of a SWCNT FET with a 1 m source-drain spacing. Since this length is comparable to the mean free path, this device is in the quasiballistic limit at low bias, but in the diffusive regime at high bias. The low-bias resistance of this device was 47 k⍀. The inset shows the low-bias depletion curve, which displayed a p-type behavior.
In order to measure the dynamical impedance at microwave frequencies, we employed the same technique that we recently used to measure metallic SWCNTs. 7 A commercially available microwave probe ͑suitable for calibration with a commercially available open/short/load calibration standard͒ allowed for transition from coax to lithographically fabricated on chip electrodes. The electrode geometry consisted of one small contact pad of 50ϫ 50 m 2 , and the other of 200ϫ 200 m 2 . A microwave network analyzer is used to measure the calibrated ͑complex͒ reflection coefficient S 11 ͑͒ϵV reflected / V incident , where V incident is the amplitude of the incident microwave signal on the coax, and similarly for V reflected . This is related to the load impedance Z͑͒ by the usual reflection formula: S 11 = ͓Z͑͒ −50 ⍀͔ / ͓Z͑͒ +50 ⍀͔. At the power levels used ͑3 W͒, the results are independent of the power used.
As we discussed in quantitative detail in our work on metallic SWCNTs, 7 measurements of the absolute value of the microwave conductance of a high impedance device are generally associated with significant error bars. This is because of the difficulty in separating the inherent device performance from parasitics parallel with the device, as shown in Fig. 3 . Unless extreme care is taken in the calibration, these parasitics are difficult to model and hence "calibrate out." However, changes in the device ac properties with dc bias are much clearer since the dc bias can be changed without the need to physically adjust the probes. This assumes that the parasitics do not change with the dc bias, which can easily be checked in a control experiment. In our experience, such control experiments are critical since in certain cases the doped semiconducting substrate can change its rf feedthrough properties depending on the electrode dc bias, which can easily be mistaken for intrinsic nanotube performance.
We plot in Fig. 4 the SWCNT FET dynamical conductance as a function of source-drain bias voltage for a fixed gate voltage of −8 V. The dc curve is obtained by numerically differentiating the measured I-V curve. The ac ͑1 GHz͒ curve is obtained by relating the change in the measured value of S 11 to the change in the conductance through the formula G͑mS͒Ϸ1.1ϫ S 11 ͑dB͒.
7 A background parasitic conductance of ͑3.37ϫ 4͒e 2 / h was subtracted from G, which was determined using a control set of electrodes integrated onto the same wafer with no nanotube.
The changes in S 11 with the source-drain voltage are systematic and reproducible. The change in S 11 with sourcedrain voltage is not an artifact, since control samples without CNT bridging do not exhibit this effect. As such, this is a measurement of the dynamical impedance of a SWCNT FET at high bias. Our results clearly demonstrate that the 1 GHz intrinsic device performance ͑neglecting parasitics͒ is the same as the dc performance, indicating that the ultimate in- trinsic cutoff frequency ͑i.e., the cutoff frequency in the absence of parasitics͒ is much larger than our measurement frequency of 1 GHz. Although prior to this work SWCNT FET linear response has only been observed at megahertz frequencies, 10 recent work has demonstrated rectification in SWCNT FETs at frequencies up to 50 GHz. 11 This interesting and significant work provides quantitative information about device performance as a nonlinear rectifier ͑i.e., diode͒, and even gives information about the frequency limit of this nonlinearity. As nanodevices are predicted to be inherently fast, 1 it is a significant achievement to demonstrate the frequency dependence of this nonlinearity in order to experimentally prove the ultimate limits of nanodevices. However, rectification does not explicitly measure the small signal S matrix, especially its frequency dependence, and hence is a significant but somewhat indirect step towards ultrafast amplification of rf signals by a nanodevice. In addition, studies to date have focused on large signal rf voltages, so that the device is operating far out of the linear range. For applications such as amplifiers ͑both LNAs and power amplifiers͒, one is interested in avoiding nonlinearities. In particular, rectification does not address the frequency limitation of the gain of the device nor impedance matching requirements at the input and output. Both of these requirements are critical challenges that must be addressed head-on before any practical use is to be made of nanodevices of any kind in the rf and microwave frequency range.
For this reason, the measurement of the high bias dynamical source-drain conductance in a SWCNT FET presented herein is a significant step in that direction. Only when the entire 2 ϫ 2 matrix has been measured will a rf characterization of SWCNT FETs be complete. This work was supported by the U.S. Army Research Office ͑Award No. DAAD19-02-1-0387͒, the ONR ͑Award No. N00014-06-1-0268͒, and the National Science Foundation ͑Award Nos. ECS-0300557, CCF-0403582, and DMR-0216635͒.
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